qt5: update to support riscv arch
Signed-off-by: Andy Hu <andy.hu@starfivetech.com>
This commit is contained in:
@@ -7,7 +7,7 @@ config BR2_PACKAGE_QT5_JSCORE_AVAILABLE
|
||||
bool
|
||||
default y
|
||||
# Javascript engine is only available on certain architectures
|
||||
depends on BR2_arm || BR2_aarch64 || BR2_i386 || BR2_x86_64 || BR2_mipsel
|
||||
depends on BR2_arm || BR2_aarch64 || BR2_i386 || BR2_x86_64 || BR2_mipsel || BR2_riscv
|
||||
# ARM needs BLX, so v5t+
|
||||
depends on !BR2_ARM_CPU_ARMV4
|
||||
|
||||
|
||||
@@ -2,7 +2,7 @@ config BR2_PACKAGE_QT5WEBENGINE_ARCH_SUPPORTS
|
||||
bool
|
||||
default y if BR2_aarch64 || BR2_arm || \
|
||||
BR2_i386 || BR2_x86_64 || \
|
||||
BR2_mips || BR2_mips64
|
||||
BR2_mips || BR2_mips64 || BR2_riscv
|
||||
# -m32 flag is used for 32bit builds and host tools have
|
||||
# limited architecture support
|
||||
depends on BR2_HOSTARCH = "x86_64" || BR2_HOSTARCH = "x86"
|
||||
|
||||
Reference in New Issue
Block a user